VLSI Layout Design & Optimization Engineer

ACL Digital · Bengaluru, Karnataka, India

Location
Bengaluru
Job Type
Full-time
Posted
June 02, 2026

Job Description

Job Title: Physical Design Engineer

Experience: 4+ Years

Location: Banglaore/Hyderabad

Employment Type: Full-time

Industry: Semiconductors / VLSI / ASIC Design

Job Summary:

We are looking for a skilled and motivated Physical Design Engineer to join our backend implementation team. The engineer will be responsible for RTL-to-GDSII implementation of complex SoC blocks or full-chip designs, targeting performance, power, and area (PPA) optimization and signoff closure.

Key Responsibilities:

  • Own block-level or full-chip implementation from RTL to GDSII.
  • Perform:
  • Floorplanning and placement
  • Clock tree synthesis (CTS)
  • Routing and optimization
  • Run and close timing (STA), IR drop, EM, DRC, LVS, and antenna checks.
  • Drive physical verification and signoff acros...

Ready to Apply?

Submit your application for VLSI Layout Design & Optimization Engineer at ACL Digital

Apply Now