Senior design verification engineer

L&T Technology is looking to hire for Design Verification Engineers.
Job Location : Bangalore
Detailed JD is below ::
Job Description DV Positions:
Define and implement IP/So C verification plans, build verification test benches to enable IP/sub-stem/So C level verification
Develop functional tests based on verification test plan
Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
Debug, root-cause and resolve functional failures in the design, partnering with the Design team
Qualifications and Skills for DV Positions:
Bachelor's or Masters degree in Computer Science, Electronics Engineering or equivalent practical experience
8/10+ of hands-on experience in Stem Verilog/UVM methodology and/or C/C++ based verification
8/ 10+ experience in IP/sub-stem and/or So C level verification based on Stem Verilog UVM/OVM based methodologies
Experience in development of UVM based verification envir...