Physical Design Engineer: Floorplanning & Timing Closure

A semiconductor solutions company based in Malaysia is seeking a Physical Design Engineer to drive high-performance, power-efficient silicon solutions. The candidate will work on full-chip floorplanning, timing closure, and physical implementation for complex SoC designs. Strong expertise in EDA tools such as Design Compiler and Innovus is preferred, along with a degree in Computer or Electrical Engineering. Collaborative teamwork and strong analytical skills are essential for this role.
#J-18808-Ljbffr