Design-for-Test (DFT) Engineer - Singapore Singapore Regular R&D - Hardware Job ID: A121322

Join us as we work together to inspire creativity and enrich life around the globe.

Location:

Team:

Employment Type:

Regular

Job Code:

A

Share this listing:

Team IntroductionThe Silicon Platform Team acts as the core R&D middleware group for chip development within the company. The team covers the full spectrum of the chip design flow, including Logic Synthesis, Design for Testability (DFT), Backend Design, Physical and STA (Static Timing Analysis) Signoff, as well as Power Integrity, IR drop, and Electromagnetic Compatibility (Power/IR/EM). The team also oversees tape-out, mass production, packaging, testing, and board-level verification. They collaborate closely with front-end chip teams across business units to drive R&D progress and mass production deployment for chip.

• 1. Responsible for DFT-related work in SoC chips, including Scan, MBIST, ATPG, Boundary Scan, IP test et...